1	Abstract of the Disclosure
2	A method and apparatus to correctly compute a vector-gather, vector-operate
3	(e.g., vector add), and vector-scatter sequence, particularly when elements of the
4	vector may be redundantly presented, as with indirectly addressed vector operations.
5	For an add operation, one vector register is loaded with the "add-in" values, and
6	another vector register is loaded with address values of "add to" elements to be
7	gathered from memory into a third vector register. If the vector of address values
8	has a plurality of elements that point to the same memory address, the algorithm
9	should add all the "add in" values from elements corresponding to the elements
10	having the duplicated addresses. An indirectly addressed load performs the "gather"
11	operation to load the "add to" values. A vector add operation then adds
12	corresponding elements from the "add in" vector to the "add to" vector. An
13	indirectly addressed store then performs the "scatter" operation to store the results.
14	
15	
16	
17	
18	
19	
20	
21	"Express Mail" mailing label no
22	Date of Deposit:_August 18, 2003
23	This paper and/or fee is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee"
24	service under 37 CFR 1.10 on the date indicated above and in an envelope addressed to Assistant Commissioner for Patents,
25	Washington, D.C. 20231.